



REVISED			
APPROVED	DATE	REV NUMBER	REV
George Loh	6-21-76	PP000 RB 2157-0006	A
George Loh	4/17/76	DCN 1MO-2678	B
George Loh	4-26-77	DCN# IMP-2787	C
George Loh	7/1/77	DCN-IMP-2992	D




NOTE - UNLESS OTHERWISE SPECIFIED:


1. FRONT SIDE CIRCUITRY SHOWN SHADeD FOR CLARITY
2. MARK APPLICABLE DASH NO., REV LEVEL AND S/N
3. J2-18 HIGH CHARACTERS APPROX. AS SHOWN
4. FOR LOGIC DIAGRAM SEE 870305200
5. LOCATION NO/REF DES SHOWN FOR REF
6. HOLE PATTERN (8U) FOR FUTURE OPTION
7. J5, J6 & J7, ARE OPTIONAL (CUSTOMER INSTALLS)
8. HOLES FOR J5, J6, J7 (160 HOLES) ARE TO BE FREE OF SOLDER

QTY/REOD	ITEM	PART NUMBER	DESCRIPTION	
			NEUT. ASSEMBLY	MATERIAL
1	1	1	SEE B/M	1.000
1	2	1	ASS'Y PRINTED WIRING	NATIONAL SEMICONDUCTOR CORPORATION
1	3	1	SCIMP LCOS	2000 Semiconductor Drive, Santa Clara, Calif. 95051
1	4	1	MOTHERBOARD (EURO CARD)	
1	5	1	1.000 INCHES AND INCLUDE CHEMICALLY ETCHED LINES	
1	6	1	SHARP EDGES BREAK SHARP CORNERS	
1	7	1	1.000	D



REVISED			
APPLIED	DATE	REV	SEE SHT 1





QTY 1PC/2	ITEM NO.	DESCRIPTION
NEXT ASSEMBLY CYCLE		3. Bed To
<u>Cycle</u> <u>Norm Inspect 10 Aug 76</u> <u>Jan 1981 12 AM 1981</u>		<input checked="" type="checkbox"/> National Semiconductor Corporation 2200 Camino Real Drive, Santa Clara, Calif. 95051
LOGIC DIAGRAMA - SLIMP LCDS MOTHERBOARD LOGIC (EURO CARD)		
D : 870305200		D
NONE		3 4

APPROVAL	DATE	C.I.N. NUMBER	REV.
SEE SHT 1			


TRUTH TABLE OF ROM
LOCATED AT 4820782

E	D	C	B	A	Y ₈	Y ₇	Y ₆	Y ₅	Y ₄	Y ₃	Y ₂	Y ₁
0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	1	1	0	0	0	0
0	0	0	1	0	0	0	1	1	0	0	0	0
0	0	0	1	1	0	0	0	0	1	1	0	1
0	0	1	0	0	0	0	1	1	0	0	0	1
0	0	1	0	1	0	0	1	1	0	0	1	0
0	0	1	1	0	0	0	1	1	0	0	1	1
0	1	0	0	0	0	0	1	1	0	0	0	0
0	1	0	0	1	0	0	0	0	1	1	0	0
0	1	0	1	0	0	0	1	1	0	0	0	1
0	1	0	1	1	0	0	1	1	0	1	0	0
0	1	1	0	0	0	0	1	1	0	1	1	0
0	1	1	0	1	0	0	1	1	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	1	1	0	1	1	0
1	0	0	0	1	0	0	1	1	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0	0	0
1	0	0	1	1	0	0	0	0	1	1	1	1
1	0	1	0	0	0	1	1	1	1	0	0	0
1	0	1	0	1	0	0	1	1	1	0	0	0
1	0	1	1	0	0	0	1	1	0	1	1	1
1	0	1	1	1	0	0	1	1	0	0	0	1
1	1	0	0	0	0	0	0	0	1	1	0	0
1	1	0	0	1	0	0	1	1	0	0	1	1
1	1	0	1	0	0	0	1	1	0	0	0	1
1	1	0	1	1	0	0	0	0	1	1	0	1
1	1	1	0	0	0	0	0	1	1	0	1	0
1	1	1	0	1	0	0	0	1	1	0	0	1
1	1	1	1	0	0	0	0	1	1	0	1	0
1	1	1	1	1	0	0	0	0	1	0	1	1

SCIMPEURO LCDS-MOTHERBOARD

NO	SIGNAL NAME	NO	SIGNAL NAME
1A	+5V	1C	+5V
2A	+15V	2C	-15V
3A	-12V	3C	-12V
4A	GND	4C	GND
5A	INIT*	5C	MEMRDY
6A	BUSREQ	6C	BAEN
7A	B01	7C	B04
8A	B03	8C	B02
9A	B05	9C	B04
10A	B07	10C	B06
11A	ENCRU	11C	RUN
12A	BSENSE	12C	ASENSE
13A	B5OUT	13C	BSIN
14A	BFLGI	14C	BFLGQ
15A	MEMEN	15C	BFLGZ
16A	GND	16C	GND
17A	READ	17C	DELAY
18A	HALT	18C	IFETCH
19A	BA15	19C	BA14
20A	BA13	20C	BA12
21A	BA11	21C	BA10
22A	BA09	22C	BA08
23A	BA07	23C	BA06
24A	BA05	24C	BA04
25A	BA03	25C	BA02
26A	BA01	26C	BA00
27A	USER 4	27C	USER 3
28A	EN11*	28C	EN1
29A	ROMSEL	29C	RAMSEL
30A	BA05*	30C	MEMSEL*
31A	BW05*	31C	BR05*
32A	GND	32C	GND

**PIN CONNECTIONS, 5 PLACES,
J1 THROUGH J5**



CABLE CONNECTOR J6

PIN NO	SIGNAL NAME	PIN NO	SIGNAL NAME
2	MEURDY	1	GND
4	BAEN	3	GND
6	B00	5	GND
8	B02	7	GND
10	B04	9	GND
12	B06	11	GND
14	RUN	13	GND
16	ASENSE	15	GND
18	BSIN	17	GND
20	BFLG0	19	GND
22	BFLG2	21	GND
24	READ	23	GND
26	HALT	25	GND
28	BA15	27	GND
30	BA13	29	GND
32	BA11	31	GND
34	BA09	33	GND
36	BA07	35	GND
38	BA05	37	GND
40	BA03	39	GND
42	BA01	41	GND
44	USER 4	43	GND
46		45	GND
48	BADS*	47	GND
50	FWDS*	49	GND

CABLE CONNECTOR J7

IN	SIGNAL NAME	PN#	NO	SIGNAL NAME
2	INIT*	1		GND
4	BUSREQ	3		GND
6	BDI	5		GND
8	ED3	7		GND
10	ED5	9		GND
12	BDT	11		GND
14	ENCPU	13		GND
16	BSENSE	15		GND
18	BSOUT	17		GND
20	BFLGI	19		GND
22	MEMEN	21		GND
24	DELAY	23		GND
26	IFETCH	25		GND
28	BA14	27		GND
30	BA12	29		GND
32	BA10	31		GND
34	BA08	33		GND
36	BA06	35		GND
38	BA04	37		GND
40	BA02	39		GND
42	BA00	41		GND
44	USER 3	43		GND
46		45		GND
48	MEMSEL*	47		GND
50	PGDS*	49		GND